Vhdl code | Electrical Engineering homework help

In this assignment, you will design and
synthesize the following designs using Xilinx Vivado:

32:1 multiplexer
using four 8:1 and one 4:1 multiplexer
A 4-bit
wide computational unit according to the following function table:





 Output <= Input

No shift


Output <= Shift-left (Input)

Shift Left


Output <= Shift-right (Input)

Shift Right


Output <= 0

Zero output

For each
question above, submit vhdl code, RTL schematic, synthesis report, screenshots
of simulation waveforms, and test bench of the designs. Test your design using
at least five test cases. Mark two of the test cases and show the corresponding
inputs, expected outputs and simulated outputs for those two cases. The source
files should contain appropriate comments for better understanding. 

Still stressed from student homework?
Get quality assistance from academic writers!
Open chat
You can contact our live agent via WhatsApp! Via + 1 9294730077

Feel free to ask questions, clarifications, or discounts available when placing an order.

Order your essay today and save 20% with the discount code SOLVE